Two factors, which affect simulation quality are the amount of computing power and implementation. The Streaming SIMD (single instruction multiple data) extensions (SSE) present a technique for influencing both by exploiting the processor's parallel functionalism. In this paper, we show how SSE improves performance of lattice gauge theory simulations. We identified two significant trends through an analysis of data from various runs. The speed-ups were higher for single precision than double precision floating point numbers. Notably, though the use of SSE significantly improved simulation time, it did not deliver the theoretical maximum. There are a number of reasons for this: architectural constraints imposed by the FSB speed, the spatial and temporal patterns of data retrieval, ratio of computational to non-computational instructions, and the need to interleave miscellaneous instructions with computational instructions. We present a model for analyzing the SSE performance, which could help factor in the bottlenecks or weaknesses in the implementation, the computing architecture, and the mapping of software to the computing substrate while evaluating the improvement in efficiency. The model or framework would be useful in evaluating the use of other computational frameworks, and in predicting the benefits that can be derived from future hardware or architectural improvements.
Introduction
Simulations allow scientists to observe phenomenon that are infeasible to recreate and inexpensively search parameter space. An important factor affecting simulation quality is computing power. More computing power -processing speed, and memory capacity -opens up the possibility of studying the problem in greater depth: either in terms of greater detail or bigger problem sizes. Parallel computing, which uses multiple components in concert to tackle larger computations is an especially effective way to increase computing power. The advent of parallelism at multiple levels of the computer hierarchy presents multiple avenues for optimizing scientific simulations. In this paper, we exploit the parallelism at the functional unit level of the processor through the use of the Streaming SIMD Extensions(SSE) [12] of the Intel Pentium 4 processor [10] specifically for speeding up lattice gauge theory simulations [13] .
LGT, QCD and MILC for the layman The standard model of Physics consists of two quantum field theories: one which provides a unified theory of weak and electromagnetic interactions, and the other Quantum Chromodynamics (QCD), which provides a theory of strong interactions. Quantum Chromodynamics studies the nature of forces between quarks: the fundamental building blocks of matter. Gluons act as the carriers of the strong forces between quarks. QCD has been very successful in explaining a lot of data in high energy and nuclear experiments, and cosmic ray experiments. However, as it has been difficult to extract many of the predictions of QCD, the standard model is incomplete. One way of exploring QCD is through large scale numerical simulations using the frame work of lattice gauge theories [3] . Lattice gauge theory(LGT) simulations involve the formulation of gauge field theories on a space-time lattice [8] . The main purposes of LGT simulation are threefold: a quantitative understanding of physical phenomena, to determine the number of parameters of the standard model, and precision tests of the standard model [2] . One of the computational goals of the simulations is to reduce the finite lattice spacing parameter a, so that we can get continuum like numbers which more closely approximate nature.
MILC or MIMD lattice Computation is one of the widely used suites for running Lattice QCD simulations. The MILC algorithms involve the use of a four dimensional space-time lattice to simulate QCD. The lattice is a four dimensional structure, with each site on a lattice being defined by a unique four dimensional tuple/coordinate system. The MILC algorithm from a computing viewpoint can be split into a number of routines. The main computations in all these routines deal with the calculation and update of the link values at each lattice site based on the values of the neighbouring sites. The important point is that each site in the lattice has eight neigbhours: two in each one of the four dimensions. These links between sites are represented as (Special Unitary) SU(3) matrices. The interactions between sites involves the invocation of the various matrix routines outlined in Table 1 . It is easy to observe that the computational running time of Lattice simulations grows very fast. An important factor in using clusters is to keep the Price/performance ratio very small. There are two important dimensions to this endeavour: one is that the communication between components be very fast with low latency, the other is that the computational processing should be very fast and efficient. Our study's aim is to improve the latter, and by consequence improve overall computational capacity.
The Streaming SIMD extensions and Streaming SIMD extension 2 instructions of the Intel Pentium 4 processor provide the user with the flexibility to execute arithmetic instructions that operate on multiple data units in parallel. SSE offers the opportunity to perform the four single floating point instructions in one cycle, while SSE2 offers the opportunity to perform two double precision instructions in one cycle. Our lattice simulations and SSE2 implementation are based on the MILC codes and the existing MILC SSE implementation.
We have modified our architecture, to exploit this new feature of the Intel processor and we have observed as much as a 1.4 times best case increase in performance. The speed up however is below the expected speedup of 2. A critical factor influencing performance is the nature of memory accesses and the memory layout of the data structures. This has implications for the kind of software architectures that can optimally use the SSE features. We analyze the reasons behind the performance and present possibilities to further exploit such architectures. To better understand the nature of this performance improvement and other possible optimizations, we present an overview of the architecture.
Intel Architecture
The Intel Xeon processor is based on the Intel Netburst architecture [10] , which differs from the earlier Intel Pentium architectures significantly. Several improvements over earlier architectures have improved the pipeline, and favour advanced multimedia and computing intensive applications in science and engineering. The Streaming SIMD extensions 1 and 2 also called SSE1 and SSE2, are one such addition.
This section includes a brief overview of the components of the Pentium 4 Microarchitecture and their impact on system performance. The Pentium 4 or the Netburst architecture comprises a computational unit, memory systems to store instructions and data, and a bus system to carry data between different memory hierarchy levels and the micro processing unit. All these components have a direct impact on performance.
Computational Units
The computational units form the core of the Central Processing unit. The theoretical maximum computational capacity is determined by the speed of the microarchitecture arithmetic and logic computational units that comprise the central processing unit. There are two factors, which determine the computational throughput of the CPU. The number of computational units and their functionality, and the frequency of the CPU clock. The Pentium 4 has a floating point execution unit, a floating point move unit, two double speed ALU units, one integer unit, one load, and one store port. The clock speed of the Xeon execution units, is twice the frequency of the processor clock frequency. Thus, the Pentium 4's can execute two instructions per clock cycle. The SSE and SSE2 take advantage of this property to execute one 128 bit word operation every clock cycle. Thus, a 2.4 GHz processor can complete 4.8 Giga floating point operations of double precision operands every second.
Another factor influencing execution speed is the pipeline depth of the processor. The longer the pipeline , the more the possibilities of parallelizing instruction execution and thus, attaining a speed up. One of the enhancements of the Pentium 4 processor over its Pentium III predecessor is the longer instruction pipeline length that improves speed. On the flip side this also makes the architecture susceptible to performance hits due to branch mispredictions. A branch misprediction occurs whenever the processor encounters an instruction that involves transferring the program control to non contiguous memory location. Normally, the program counter in the absence of branch instructions moves sequentially executing instructions which are located in contiguous memory locations. Additionally, a jump instruction or a procedure call would change the program counter variable to a non contiguous location, causing all the instructions loaded in the pipeline to be flushed. Thus, longer pipelines also have the drawback of being susceptible to branch mispredictions. This is countered in the Netburst architecture, by using better branch prediction schemes.
Memory Subsystem

Memory
There are several levels of memory in a computer system. The memory at the top of the hierarchy is closest to the processor, and also the fastest in terms of access speeds. As a result, the retrieval times for these data items from the processor is the shortest. These memories are smaller, as faster memories cost more due to the increased complexity of circuitry that delivers shorter retrieval times. Correspondingly, memory at the bottom of hierarchy is cheaper, thus offering more memory while at the same time also incurring the penalty of very high retrieval access times. One of the main issues facing today's microarchitectures is making the memory access times match the computational speed of the processor. We need to have enough instructions to keep the execution units busy for every cycle. Increasing memory speeds and memory sizes at the top of memory hierarchy, reduces the processor-memory speed gap and makes it possible to approach ideal computational throughputs. The less than perfect observed computational throughputs, to a large extent are caused by the gap in memory fetch to processor execution speeds.
Data and Instruction Caches
The memory subsystem comprises the L1 cache, L2 cache, and main memory(RAM). The Intel caches are implemented as set associative caches. An associative cache, which is subdivided into cache lines, will hold data in the cache line corresponding to the data's line location in paged memory. The P4 architecture has two kinds of caches, which are classified according to their functionality: instruction and data.
L1 cache This is the cache, which is the located closest to the computational units, at the top of the memory hierarchy. It is a four way set associative cache with 64-byte cache lines. The cache size is 8k.
L2 cache it is an eight way set associative cache of size 512k that can hold instructions as well as data. The cache line is 128 bytes in size and consists of two 64-byte sectors.
Instruction Trace caches The Trace cache is the instruction equivalent of the L1 data cache, for holding Instructions, and has a capacity of 12k uops. All the instructions in the trace cache are stored in the form of basic micro-operations or uops.
The Bus system
The bus system has a direct impact on performance as it is the communication channel for shuttling data and instructions between various memory hierarchies and the processor. As the speed or the width of the bus increases, more data can be delivered in the same amount of time. The CPU is kept occupied for more number of clock cycles. This process improves efficiency and results in execution time being reduced.
To illustrate with an example, the Netburst architecture currently provides a 533 MHz Quad pumped Bus interface unit between L2 cache and main memory. This bus frequency translates to 4 GB/s. On the other hand, the communication channel between L2 cache and L1 cache operates at 48 GB/s for a CPU frequency of 1.5. Since the L1 cache is connected to the processor the latency for accessing data from the L1 cache is lower. The L1 cache has an access latency of 2 processor cycles for an integer load and 6 processor cycles for floating point/SSE loads. The L2 cache access latency is higher at around 12 processor cycles. In the case of an L2 cache miss, it takes 12 processor cycles to get to the bus and back within the processor. Additionally, a memory system access takes around 6-12 bus cycles, with each bus cycle being several multiples of the processor cycle depending on the architecture. For example, for a system with a 400 Mhz bus and a 2.4 GHz processor the ratio would be 6.
It is evident that while the L1 cache accesses are the fastest, main memory accesses are the slowest. A huge penalty is paid for memory load instructions which require data retrieval from memory. Such instructions result in the CPU being idle for several clock cycles leading to inefficient programs. To counter delays due to accesses that require data from main memory, the architecture has a hardware prefetcher at the L2 cache level, which tries to stay 256 bytes ahead of the current data location. One of the solutions from a programming viewpoint is to make sure that memory access patterns are as regular as possible.
Miscellaneous Microarchitecture Units
Besides the basic components mentioned above, there are a few other units which help the smooth functioning of the system.
Branch Predictor
The P4 architecture has a much deep pipeline that increases overall speed. However, a deeper pipeline also causes greater penalties due to branch mispredictions. To counter this occurrence, the Netburst architecture makes use of a branch prediction unit. The P4 has a branch prediction unit BTB that is connected to the Trace cache, and a Front end BTB that is connected to the L2 instruction cache through an Instruction prefetcher. BTB stands for branch target buffer, which holds the history information of all branches [1] .
Out of order Execution
The out of order execution engine is used for executing independent instructions in parallel. The existence of multiple functional units presents the possibility of executing several instructions simultaneously, as long as there are no data dependencies between the instructions. Such parallel instruction execution is based on the concept of speculative execution, where instructions may not be executed in the serial order in which they are encountered in the program. With speculation, we speculate on the outcome of branches, executing the program as if our guesses were correct [6] . For instance, we may have two instructions A and B that share no data dependencies, with A occurring before B in a sequential execution of the program. As there are no dependencies, instruction B can be executed by the processor irrespective of A's execution status.
The out of order execution engine implements the task of out of order execution. The engine speculatively schedules instructions around delayed instructions, as long as the instructions do not share data dependencies. The engine is complemented by the Retirement logic unit which ensures that instructions are retired or committed in proper program order. The Out of order unit also improves the working of the Branch prediction unit by training the BTB on the latest branch history information. Thus the Out of order engine makes use of the concept of speculative execution to exploit the processor functional unit parallelism and improve performance.
Prefetcher Due to the gap between processor and wire speeds, there is a substantial performance hit whenever the processor has to wait for instructions or data to arrive from memory. To offset this problem, the netburst architecture stays ahead of data accesses by prefetching 256 bytes of data into the L2 cache.
Instruction Decoder As the IA-32 instructions are computationally expensive to decode, an instruction decoder converts these to basic operations called (uops) microoperations. The program is stored in the form of these uops in the execution trace cache. The execution core executes the uops supplied to it by the Trace cache.
Software design inferences
Alignment The L1 cache is organized as consecutive blocks of 64-bits, called lines. This matches the arrangement of main memory, which is also arranged as consecutive blocks of 64 bits. Unaligned data refers to data, which straddle two consecutive 64-bit lines. Whenever a memory load operation is issued, the 64-bit line which contains the data, is loaded into the cache. Furthermore, memory loads always retrieve 64-bits of data starting from the requested memory location, in one fetch cycle. Unaligned data reduce computational performance as they could require two memory loads rather than one, if they straddle a 64-bit boundary. The problem can be combated by the process of alignment. Alignment is done by making all data structures start at memory locations, which are multiples of 8 bytes. Alignment of data is thus an important performance optimization to keep in mind while programming for speed.
Hints for design Users of the Netburst architecture, should optimize their algorithms and implementations to reduce the FSB bottleneck between processor and main memory, increase regular access patterns which make use of the Netburst's prefetch architecture and use features like SSE/SSe2 that allow multiple instructions in one clock cycle.
Streaming SIMD extensions
Streaming SIMD extension also known as SSE is the latest feature offered by Intel to users of high performance applications. Currently SSE comes in two flavours for 32-bit architectures, SSE and SSE2. Both flavours allow the application to perform arithmetic, data movement and other instructions on 128 bits of data in one clock unit or cycle. For e.g, a normal 32-bit add operation, which is one of the most basic operations possible, takes one clock unit. The 32-bit number could be an integer or a single precision floating point number. SSE now lets us do a 128 bit add operation in one clock unit. Thus, it is possible for us to do four single precision floating point or four integer or two double precision operations in one clock unit.
There are eight SSE registers xmm0 to xmm7, and all operations are performed by moving the required data from memory to the SSE register set. The access time for these registers is the same as the access time for normal registers and MMX registers. The various instructions possible with SSE can be categorized as data movement, arithmetic, logical, shuffle, unpack, cache control, status, and mathematical functions. All normal operations have SSE analogues. Each one of the xmm registers is a 128-bit register as opposed to normal registers, which are 32-bit registers and MMX registers, which are 80-bit registers. The 128-bit word is composed of a lower 64-bit word and a higher 64-bit word. The low word addresses the first 64 bits and the high word addresses bits 65 to 128. SSE instructions can be classified according to the way they use the high and low words of the xmm registers, as either packed or scalar operations. Packed instructions operate on both high and low words, while scalar instructions operate on the low word leaving the high word unchanged.
The latest features of the SSE suite also allow us to access SSE functionality through the use of intrinsic functions, vector classes, and compiler options.
Nature of the Algorithm
The MIMD lattice programs [13] comprise a variety of lattice applications. The MILC applications have a high percentage of double and single precision floating point computations. The SSE and SSE2 features of the Intel processor present a good opportunity to perceptibly increase the speed and efficiency of these applications. The programming techniques for SSE and SSE2 are similar. There is a near one to one correspondence between SSE and SSE2 instructions. The differences spring from the fact that the 128 bit manipulations in the SSE case operate on 4 single precision operands and in the SSE2 case on 2 double precision operands. Both SSE and SSE2 MILC routines have the similar algorithms for similar operations. The term SSE will be used for SSE as well as SSE2 unless otherwise stated.
The Lattice QCD programs computational operations comprise a set of functions which involve various operations on 3x3 matrices and 1x3 vectors. Though, they form a small portion of the code, their execution time as a percentage of program time is very high, close to the 80-90 % range. So, direct optimization of these routines through SSE will improve execution time.
The MILC application SSE routines comprise 15 computational routines, which are invoked most often. The table below lists the computational routines along with a short description.
The most basic and common operation involves the multiplication of a complex vector by another complex vector. Each element of the vector, B j and the matrix, A ij represents the value at row i and column j. The element is a complex number composed of a real and an imaginary part. Both real and imaginary parts could either be single or double precision floating point numbers. We illustrate the use of the SSE functionality with a matrix-vector multiplication. Other calculations can be viewed as more complex mathematical constructs of the basic vector-vector multiplication.
The matrix-vector multiplication routine could be subdivided into 3 computational sections for analysis. Calculating the C ij ( C is the vector in which the result will be stored ) element forms one computational section. We compute the real and imaginary parts for each C ij element and store it in memory. The code below shows the assembly instructions for calculating the first element of the result vector of an adjoint matrixvector multiplication. The example below illustrates the use of SSE2 for LGT codes. Multlpies a matrix A by a vector B mult su3 mat vec sum 4dir Multiply the elements of an array of four su3 matrices by the four su3 vectors, and adds the results to produce a single su3 vector scalar mult add su3 matrix Muliplies a matrix B by a scalar s and adds the result to a matrix A scalar mult add su3 vector Multiplies a vector B by a scalar S and adds the result to a vector A su3 projector It is the outer product of A and B, C ij = A i * B adjoint j sub four su3 vecs Subtracts four vectors from vector A This example can be extended to SSE with very minor modifications to the program structure. The SSE routine would have similar operations with suitable instruction substitutions for handling single precision numbers.
The adjoint matrix A is a 3x3 matrix and the vector B is a 3x1 vector. Each element is a complex number which occupies 128-bits i.e. one xmm n or SSE2 register. Each matrix row and vector column has 3 elements and take up three SSE2 registers each. The remaining 2 of the 8 SSE2 registers are used as a scratch pad for storing intermediate results.
The assembly segment above calculates the first element C 0 of the Vector C. For ease of analysis, the assembly segment is broken into 6 sections. The segment above computes the calculation shown below.
When a function call is made, the compiler inserts instructions for saving the current state of the stack and registers. Block 1 saves the status of the stack and registers, before starting the routine. This block is complemented by a block at the end of the routine, which reverses the actions of block 1 and restores the stack and registers.
Block2 move instructions (mov and movupd), handle the transfer of the first row of Matrix A and Vector B, into the SSE registers. From the calculation above, it is clear that each element of the Matrix A row and the Vector B, is used twice. Consequently, it makes sense to retain the elements of either the Matrix row or the Vector after they have been used for the first time. It is not possible to retain both the row and the vector column as there are only 8 SSE registers. It is better to retain the vector elements as they will be needed for the entire routine, as opposed to the matrix row elements which are only needed for a particular C i . The calculation of each C i involves 12 multiplication and 10 addition operations. Each complex and real part individually involves 6 multiplications. Block 3 loads the real part of A 0 into the high and low words of the xmm 1 SSE register, and the imaginary part of A 0 into the high and low words of the xmm 2 register. Block 4 carries out the operations to compute the calculation shown in lines (1.1) and (2.1) above. The (1.1) and (2.1) line computations are carried out by multiplying the contents of xmm 1 (A 00 .real,A 00 .real) with xmm 3 (B 0 .imag,B 0 .real), and the contents of xmm 2 (A 00 .real,A 00 .real) with xmm 3 (B 0 .imag,B 0 .real). The results are stored in xmm 1 and xmm 2 , keeping the contents of xmm 3 intact.
Similarly, blocks 4 and 5 compute lines (1.2), (1.3), (2.2), and (2.3) of the calculations shown above. We also add all the multiplication results and store the results in the xmm 1 and xmm 2 registers. Finally in block 6, we have half the contents of the real and imaginary parts in xmm 1 and xmm 2 . The xmm 1 register's lower word contains the real half while the upper word contains the positive imaginary half. The xmm 2 register contains the negative imaginary half in the lower word and the real half in the upper word. So, in block 6, we swap the lower and upper words of xmm 2 , negate the upper word, which is the imaginary half and add it to xmm 1 , to obtain C 0 , the first complex number of the C vector.
The example above represents exactly a third of the computation needed for the multiplying the adjoint of a matrix with a vector. As the result involves the calculation of a 3 x 1vector, the overall computation comprises two more sections exactly similar in computational structure and efficiency, to the section above. A matrix-vector multiplication involves 36 multiplications and 30 additions. Besides computational operations it also involves 27 moves, 15 shuffle , and 6 subtraction operations. As SSE2 can manage two arithmetic instructions in the time taken for one, the time taken to multiply, add and subtract is reduced by half to 18,15 and 3. The time taken to store and load however remain the same as we still have to move the same amount of data between processor and memory.
The basic computational operation explained above can be extrapolated for other routines such as matrix-matrix calculations. Besides adjoint matrix-vector calculations there are several other routines, which involve matrix-matrix, matrix-vector, vectorvector, and vector/matrix-scalar operations. The example above was chosen as it is the basic component of most routines. Furthermore, it employs the whole subset of instructions used in all the SSE routines.
The table below gives the timing information for all the SSE2 routines. All routines are compared with the corresponding optimized non-sse routine. Each routine was run 1 million times, as the time taken by a single run is too negligible to be recorded properly by a system clock. Additionally, the non-sse code was optimized for performance through techniques such as loop unrolling to avoid overhead. One of the issues with running the same program a million times is that the timing information does not accurately reflect the FSB memory bottleneck mentioned earlier. As all the elements are loaded into the cache in the first run, memory accesses of subsequent runs will be much faster. The compilation was done using gcc with option -O2.
For a careful analysis, it would be informative to look at the different kind of SSE2 instructions that have been used. All instructions are broken up into constituent microoperations by the instruction decoder before they are stored in the trace cache. The complexity and execution time of each instruction depends on the the number of microoperations that the instruction gets broken down to. The most efficient instructions are those which have less than 6 micro-operations. Basic arithmetic instructions such as addition, multiplication, and logical operations fall in this category, and are the most commonly used instructions in the SSE2 computational routines.
The various move instructions do not present any benefits over the normal non-sse move instructions, as the cost of fetching a 128 bit word is the same. Though the shuffle and unpack operations act on 64-bit words instead of traditional 32-bit words, there is no advantage in terms of efficiency or time to using them in this case. The lack of advantage mainly lies with the fact that the non-sse routines do not have the need for using these instructions. The table below lists the arithmetic instructions and their percentage use in the SSE routines. With MILC, the user has a choice between running in the program in either serial or parallel mode on serial or parallel platforms. In both cases, the improvement in performance is dependent on the percentage of arithmetic SSE instructions in relation to the total number of instructions. The table below gives a break up of the various kinds of instructions that have been used in each routine. Tables 2 and 3 give an estimate of the relative efficiency of SSE2 instructions in the different routines used. As the number of SSE2 instructions increases, the percentage improvement also increases, even if there is an increase in the number of mov instructions also. This maybe due to the fact that the prefetching feature of the netburst architecture makes it difficult to quantify the time taken by all the mov instructions. If movs involve loads from adjacent memory locations, the time for the the second mov instruction is much less than the time for the first move, as the second move involves retrieval from cache rather than memory. As SSE2 performs operations in half the time, one would expect that the the speed up with SSE2 would be double that of normal routines. However, this is never observed due to a number of reasons.
1. The speed up never matches the ideal case of 2, as all computational instructions are interspersed with data movement to and from memory.
2. A point to keep in mind is that the nature of the computation requires us to perform some extra instructions such as unpack and shuffle, which we would not have used in the traditional case.
3. Since the moves and shifts are interspersed with computational operations, the actual computational throughput is reduced significantly.
4. Furthermore, the number of registers available for the SSE2 operations is restricted to 8.
5. There is a further performance hit as computational units have to wait for data to be moved back and forth between cache and SSE2 registers.
6. One of the problems is that the time for memory retrieval and writes takes a disproportionate amount of time. Hence any improvement in the FSB speed will also increase the overall system as well as SSE performance. The highest percentage improvement observed with the use of SSE2, has been with serial code, specifically 4 4 lattices. With parallel jobs, as the lattice size increases, the performance gets better if the number of parallel processes is kept the same. Which means that the job size per node will increase. With an increase in the number of processes, the SSE2 percentage improvement goes down. This is evident from the equation above.
Serial programs
The table below shows the timings for the ks_imp_dyn1 application of the MILC suite. The program is a serial program and was run on a 2.4 Ghz processor, with an 8 KB L1 data cache, and a 256 KB L2 cache. The system bus speed was 533 Mhz, and RAM size was 2 GB. The compilation was done with gcc, option O3. One notable fact is that SSE improvements as a percentage of non-SSE improvements are much greater than the corresponding SSE2 improvements. The reason for this becomes clear once we analyze SSE behavior on the light of the serial and parallel program equations above. As SSE operates on 4 operands compared to SSE2 which only operates on 2, the processor is kept busy for a larger percentage of time. Therefore while all the other components of the equation are the same, the time for SSE instructions in computational routines is reduced. Consequently, Time N ormal /Time SSE is higher.
Further observations
Programming SSE through assembly instructions is a non-trivial task. To alleviate this difficulty, the Intel compiler offers programmers the flexibility to program the SSE2 instructions through vector classes using c++. Additionally, it is also possible to derive the benefits of using SSE2 or SSE by using the Intel compiler SSE flag option. Our experience showed that explicit assembly level programming showed more improvements than c++ vector class code or compilation with the SSE flag. An important lesson that we learnt from our endeavours is that the cost of implementation has to be weighed against the benefits accruing from it. In this case, do the performance benefits justify amount of time and effort spent in hand coding SSE routines.
Finally, one of the findings of our study was the amount of dependence that performance has on the memory latency. In our tests, this latency was a direct factor of the processor-FSB speed gap. Several observations led us to the conclusion. With lattice gauge theory simulations, a consistent observation has been the deterioration of speed with larger lattice sizes. This happens due to the fact that the links are flushed fre-quently from the caches necessitating frequent fetches from memory. For smaller lattice sizes where larger chunks of the lattice fit in memory this phenomenon does not happen this often, as a result of which the timing is much better, as shown in Table 4 . Besides the lowering of efficiency with size, we also observed a lowering of efficiency with reduction of FSB speed. We ran the the MILC algorithms on two identical computers, whose only difference was the speed of the system bus. We observed that the difference in speed exactly matched the difference in Giga floating point operations per second for the two computers. Any improvements which reduce memory latency or the amount of data being fetched have a clear benefit. Lower memory latencies will keep the processor occupied for a greater percentage of time. This improvement in processor efficiency will allow techniques like SSE to achieve their full potential. A promising approach that the MILC algorithms adopt to reducing latencies is to ensure regular memory access patterns. This approach exploits the prefetching feature that most modern processors share. As subsequent memory address contents are going to be transferred to cache ahead of their accesses, the memory latency is reduced, implying faster processing times.
Our experience also showed us the advantages of using aligned data and consequently aligned SSE2 instructions. The improvement with alignment was observed in SSE as well as non sse cases, and should be an important factor for consideration. The benefits of using alignment are shown more clearly in Table 5 . 
Conclusions
Our motivation in undertaking the study was to improve the performance of our lattice gauge theory simulations. From Tables 4 and 5 , SSE improves performance. The improvements, however, are less than the maximum gain possible. Future projects which consider performance improvements through the SSE or for that matter any toolkit or framework should consider the factors which play a role in performance. For SSE, the following factors were important:
1. What percentage of execution time is taken up by computational routines. For lattice gauge theory simulations, the time taken by the computational routines monopolizes execution time.
